


N-Channel 30V (D-S) MOSFET

Product Summary		
V _{DS} (V)	R _{DS(on)} (mΩ) (Max.)	I _D (A)
30	24 at V _{GS} = 10 V	12
	30 at V _{GS} = 4.5 V	12

Features

- Very Low R_{DS(on)} at 4.5V V_{GS}
- Low Gate Charge
- High Current Capability
- 100% R_g and UIS Tested
- RoHS and Halogen-Free Compliant

Pin Configuration



Applications

- Notebook PC
- System Power
- Load Switch

Packing Information

Device	Marking	Reel Size	Tape Width	Quantity
EC4330	ECX .XXX	13"	12mm	3000pcs

Absolute Maximum Ratings

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V _{DS}	30	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current ^B	I _D	12	A
		12	
Pulsed Drain Current ^C	I _{DM}	30	
Continuous Drain Current	I _{DSM}	8.7	A
		7	
Avalanche Current ^C	I _{AS} , I _{AR}	5	A
Avalanche energy L=0.1mH ^C	E _{AS} , E _{AR}	1.25	mJ
Power Dissipation ^B	P _D	15.6	W
		10	
Power Dissipation ^A	P _{DSM}	3.2	W
		2	
Junction and Storage Temperature Range	T _J , T _{STG}	-55 to 150	°C

Thermal Data

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	t ≤ 10s	R _{θJA}	32	°C/W
Maximum Junction-to-Case	Steady-State	R _{θJC}	6.5	°C/W

Electrical Characteristics ($T_J = 25^\circ\text{C}$ Unless Otherwise Specified)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$			± 100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.0			2.5
$I_{D(\text{ON})}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}\geq 5\text{V}$	20			A
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=7.8\text{A}$		0.020	0.024	Ω
		$V_{GS}=4.5\text{V}, I_D=7.0\text{A}$		0.024	0.030	Ω
g_{FS}	Forward Transconductance	$V_{DS}=10\text{V}, I_D=7.8\text{A}$		17		S
V_{SD}	Diode Forward Voltage	$I_S=6.3\text{A}, V_{GS}=0\text{V}$		0.8	1.2	V
I_S	Maximum Body-Diode Continuous Current ^D	$T_C = 25^\circ\text{C}$			4.2	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{DS} = 15\text{ V}, V_{GS} = 0\text{V}, f=1\text{MHz}$		435		pF
C_{oss}	Output Capacitance			95		
C_{rss}	Reverse Transfer Capacitance			42		
R_g	Gate resistance	$f=1\text{MHz}$	1.5	3.2	4.5	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{DS}=15\text{V}, V_{GS} = 10\text{ V}, I_D = 7.8\text{ A}$		8	12	nC
$Q_g(4.5\text{V})$	Total Gate Charge	$V_{DS}=15\text{V}, V_{GS} = 4.5\text{V}, I_D = 7.8\text{ A}$		3.8	6	
Q_{gs}	Gate Source Charge			1.4		
Q_{gd}	Gate Drain Charge			1.1		
$t_{D(\text{on})}$	Turn-On DelayTime	$V_{DD} = 15\text{ V}, R_L = 2.4\ \Omega$ $I_D \geq 6.3\text{ A}, V_{GEN} = 4.5\text{V}, R_g=1\Omega$		15	25	ns
t_r	Turn-On Rise Time			12	20	ns
$t_{D(\text{off})}$	Turn-Off DelayTime			13	20	ns
t_f	Turn-Off Fall Time			10	15	ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F = 6.3\text{ A}, dI/dt = 100\text{ A}/\mu\text{s}, T_J = 25^\circ\text{C}$		7	12	ns
Q_{rr}	Body Diode Reverse Recovery Charge			9		nC







A. The value of R_{QJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{ C}$. The Power dissipation P_{DSM} is based on R_{QJA} and the maximum allowed junction temperature of 150° C . The value in any given application depends on the user's specific board design, and the maximum temperature of 150° C may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{ C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.






C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{ C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{ C}$.

D. The maximum current rating is package limited.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Source-Drain Diode Forward Voltage

On-Resistance vs. Gate-to-Source Voltage

Threshold Voltage

Single Pulse Power


* $V_{GS} > \text{minimum } V_{GS}$ at which $R_{DS(on)}$ is specified



Safe Operating Area, Junction-to-Ambient

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




DFN3x3 Package Information



TOP VIEW

BOTTOM VIEW



SIDE VIEW

COMMON DIMENSIONS(MM)			
PKG.	UT:ULTRA THIN		
REF.	MIN.	NOM.	MAX
A	0.70	0.75	0.80
A1	0.00	-	0.05
A3	0.20 REF.		
D	3.25	3.30	3.35
E	3.25	3.30	3.35
D2	2.30	2.35	2.40
E2	1.85	1.90	1.95
b	0.25	0.30	0.35
L	0.35	0.45	0.55
e	0.65 BSC		